

MDT280001	1920x360	LVDS Interface	TFT Module
Specification			
Version: 1		Date: 07/05/2020	
Revision			
1	05/05/2020	First issue	

Display Features			
Display Size	28"		
Resolution	1920x360		
Orientation	Landscape		
Appearance	RGB		
Logic Voltage	12V		
Interface	LVDS		
Brightness	2400 cd/m ²		
Touchscreen	---		
Module Size	722.20 x 154.94 x 26.00 mm		
Operating Temperature	-20°C ~ +60°C	Created By	Checked By
Pinout	51 way connector	CL	TSB
Pitch	0.50 mm	Box Quantity	Weight / Display
		---	---

DESIGN • MANUFACTURE • SUPPLY

Display Accessories	
Part Number	Description
MDIB-CC1	Interconnect board for standard pitch pinouts to fine pitch wires. Providing pinouts for 2.54 pinout. 1.27, 1, 0.845, 0.8, 0.7, 0.65, 0.62, 0.6, 0.5 & 0.3 pads.

Optional Variants	
Appearances	Voltage



1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open or modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure, do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.

2. General Description

2.1 Overview

DESIGN • MANUFACTURE • SUPPLY

This specification applies to the Color Active Matrix Liquid Crystal Display composed of a TFT-LCD display a LED backlight system. The screen format is intended to support 1920(H) x 360(V) screen and 16.7M colors.

LED driving board for backlight unit is included.

2.2 Features

- High brightness display, 2400nits by LED backlight.
- Long operation lifetime backlight design
- Extra wide operation temperature range, HiTni LC applied
- RoHS Compliance

2.3 Application

Industrial applications.



2.4 Display specifications

Items	Unit	Specification
Screen Diagonal	mm	28.0 inch
Active Area	mm	698.3(H) X 130.9(V)
Pixels H x V	pixels	1920 x3(RGB) x 360
Pixels Pitch	um	363.7 (per one triad) x 363.7
Pixel Arrangement		RGB Vertical stripe
Display mode		Normally Black
White luminance (center)	Cd/m ²	2400 (Typ)
Contrast ratio		4000:1 (Typ.)
Optical Response Time	msec	8 ms (Typ. On/off)
Normal Input Voltage VDD	Volt	12.0
Power Consumption (Vcc Line + LED backlight)	Watt	78.84W (VDD line=9.24 W; LED lines= 69.6 W)
Weight	Grams	TBD
Physical size	mm	722.2 (W)×154.94 (H)×26.0 (D)
Electrical Interface		LVDS
Support colors		16.7M colors
Surface Treatment		Anti-glare and hard-coating 3H
Temperature range		
Operating	°C	-20 ~ 60
Storage	°C	-20 ~ 60
RoHS Compliance		RoHS Compliance



2.5 Optical characteristics


The following optical characteristics are measured under stable condition at 25 °C

Items	Unit	Conditions	Min.	Typ.	Max.	Note
Viewing angle	Deg.	Horizontal (Right) CR=10 (Left)		TBD		2
		Vertical (Up) CR=10 (Down)		TBD		
Contrast Ratio		Normal Direction	3000	4000		3
Response Time	msec	Raising + Falling		8	10	4
Color / Chromaticity Coordinates (CIE)		Red x	-0.05	TBD	+0.05	5
		Red y		TBD		
		Green x		TBD		
		Green y		TBD		
		Blue x		TBD		
		Blue y		TBD		
Color coordinates (CIE) White		White x		0.313		
		White y		0.329		
Center Luminance	Cd/m ²		1920	2400		6
Luminance Uniformity	%		70	75		7
Crosstalk (in 60 Hz)	%				1.5	
Flicker	dB				-20	




Note 1: Measurement method

The LCD module should be stabilized at given temperature for 0.5 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.




Note 2: Definition of viewing angle



Note 3: Contrast ratio is measured by Minolta CA210

Note 4: Definition of Response time


The output signals of photo detector are measured when the input signals are changed from “Full Black” to “Full White” (rising time), and from “Full White” to “Full Black” (falling time), respectively. The response time is interval between the 10% and 90% of amplitudes. Please refer to the figure as below.



Note 5: Color chromaticity and coordinates (CIE) is measured by Minolta CA210

Note 6: Center luminance is measured by Minolta CA210

Note 7: Luminance uniformity of these 5 points is defined as below and measured by Minolta CA210



$$\text{Uniformity} = (\text{Min. Luminance of 5 points}) / (\text{Max. Luminance of 5 points})$$

3. Absolute Maximum Ratings

Absolute maximum ratings of the module are as following:

3.1 TFT LCD module

Items	Symbol	Min	Max	Unit	Conditions
Logic supply voltage	V _{DD}	-0.3	14.0	Volt	Note 1, 2

3.2 Backlight unit

Items	Symbol	Min	Max	Unit	Conditions
BLU input voltage			26.4	V	


3.3 Environment

Items	Symbol	Values			Unit	Conditions
		Min.	Typ.	Max.		
Operation temperature	T _{OP}	-20	-	60	°C	Note 3
Operation Humidity	H _{OP}	10		85	%	
Storage temperature	T _{ST}	-20		60	°C	
Storage Humidity	H _{ST}	5		90	%	

Note 1: With in Ta= 25°C

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to IIS (Incoming Inspection Standard).



4. Interface specification

4.1 Input power

Item	Symbol	Min.	Typ.	Max	Unit	Note
Power Supply Input Voltage	V_{DD}	10.8	12	13.2	V	1
Power Supply Input Current	Black pattern	-	0.34	0.41	A	2
	White pattern	-	0.77	0.93	A	
Power Consumption	Black pattern	-	4.08	4.92	Watt	
	White pattern	-	9.24	11.16	Watt	
Inrush Current	I_{RUSH}	--	--	3	A	3

Note1. The ripple voltage should be fewer than 5% of VDD.

Note2. Test Condition:

- (1) $V_{DD} = 12.0V$, (2) $F_v = 60Hz$, (3) $F_{clk} = 74.25MHz$, (4) Temperature = 25 °C
 (5) Power dissipation check pattern. (Only for power design)


a. Black pattern



b. White pattern



Note3. Measurement condition : Rising time = 400us



4.2 Backlight unit

Parameter	Symbol	Min	Typ.	Max	Unit	Remarks (Test condition)
Input Voltage	V_{in}	21.6	24.0	26.4	V_{DC}	
Input current	I_{in}		2.9		A	$V_{in}=24V$, Dim=max
BLU power			69.6		W	
On/Off control	ON/OFF		3.3	5	V_{DC}	ON state
		-0.3		0.7		OFF state
Dimming control	DIMM	180	200	220	Hz	PWM
BLU lifetime			50,000		hrs	

4.3 Interface connector


4.3.1 TFT connector(CN1)

■ LCD connector: JAE FI-RTE51SZ-HF / P-two 187059-5122 or compatible

PIN	Symbol	Description	Note
1	N.C.	N.C.	2
2	N.C.	N.C.	2
3	N.C.	N.C.	2
4	N.C.	N.C.	2
5	N.C.	N.C.	2
6	N.C.	N.C.	2
7	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA	3,4
8	N.C.	N.C.	2
9	N.C.	N.C.	2
10	N.C.	N.C.	2
11	GND	Ground	
12	CH1_Y0-	LVDS Channel 1, Signal 0-	
13	CH1_Y0+	LVDS Channel 1, Signal 0+	
14	CH1_Y1-	LVDS Channel 1, Signal 1-	
15	CH1_Y1+	LVDS Channel 1, Signal 1+	
16	CH1_Y2-	LVDS Channel 1, Signal 2-	
17	CH1_Y2+	LVDS Channel 1, Signal 2+	
18	GND	Ground	
19	CH1_CLK-	LVDS Channel 1, Clock -	
20	CH1_CLK+	LVDS Channel 1, Clock +	
21	GND	Ground	
22	CH1_Y3-	LVDS Channel 1, Signal 3-	
23	CH1_Y3+	LVDS Channel 1, Signal 3+	
24	N.C.	N.C.	2
25	N.C.	N.C.	2
26	N.C.	N.C.	2
27	N.C.	N.C.	2
28	CH2_Y0-	LVDS Channel 2, Signal 0-	
29	CH2_Y0+	LVDS Channel 2, Signal 0+	
30	CH2_Y1-	LVDS Channel 2, Signal 1-	
31	CH2_Y1+	LVDS Channel 2, Signal 1+	
32	CH2_Y2-	LVDS Channel 2, Signal 2-	
33	CH2_Y2+	LVDS Channel 2, Signal 2+	
34	GND	Ground	
35	CH2_CLK-	LVDS Channel 2, Clock -	
36	CH2_CLK+	LVDS Channel 2, Clock +	

37	GND	Ground	
38	CH2_Y3-	LVDS Channel 2, Signal 3-	
39	CH2_Y3+	LVDS Channel 2, Signal 3+	
40	N.C.	N.C.	2
41	N.C.	N.C.	2
42	N.C.	N.C.	2
43	N.C.	N.C.	2
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	N.C.	2
48	V _{DD}	Power Supply, +12V DC Regulated	
49	V _{DD}	Power Supply, +12V DC Regulated	
50	V _{DD}	Power Supply, +12V DC Regulated	
51	V _{DD}	Power Supply, +12V DC Regulated	

Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It cannot be connected with any signal (Low/GND/High).

Note3. Input control signal threshold voltage definition

Item	Symbol	Min.	Typ.	Max.	Unit
Input High Threshold Voltage	V _{IH}	2.7	-	3.6	V
Input Low Threshold Voltage	V _{IL}	0	-	0.6	V

Note4. LVDS data format selection

LVDS_SEL	Mode
H or OPEN	NS
L	JEIDA

4.3.2 Backlight connector(CN2)


Connector: CviLux CI0114M1HR0 or equivalent

Pin NO	Symbol	Description
1	VIN	DC +24V
2	VIN	DC +24V
3	VIN	DC +24V
4	VIN	DC +24V
5	VIN	DC +24V
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	GND	Ground
10	GND	Ground
11	NC	No connected
12	ON / OFF	OFF=0V; ON=+5V
13	DIMM	20~100%
14	NC	No connected


DESIGN • MANUFACTURE • SUPPLY

4.4 Input data format

4.4.1 LCD pixel format



4.4.2 LVDS data format



Note 1:

- O = "Odd Pixel Data" E = "Even Pixel Data"
- Refer to 4.3.1 LCD pixel format, the 1st data is 1 (Odd Pixel Data), the 2nd data is 2 (Even Pixel Data) and the last data is 1920 (Even Pixel Data).

4.4.3 Color input data reference

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

Color		Input Color Data																									
		RED								GREEN								BLUE									
		MSB				LSB				MSB				LSB				MSB				LSB					
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0		
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0		
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1		
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1		
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0		
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
R	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
G	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0		

	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0		
B	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0		
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		

	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0		
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1		



5. Signal timing specification

5.1 Input timing

5.1.1 Timing table

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Typ.	Max	Unit
Vertical Section	Period	Tv	1120	1125	1480	Th
	Active	Tdisp (v)	1080			2160
	Blanking	Tblk (v)	40	45	400	Th
Horizontal Section	Period	Th	1030	1100	1325	Tclk
	Active	Tdisp (h)	960			
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:

(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.

(2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.

(3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.

(4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.

The diagram illustrates the timing of the RGB Data input. The signals shown are DE (Data Enable), CLK (Clock), and RGB Data. DE is active low. CLK is the clock signal. RGB Data is sampled on the rising edge of CLK. The diagram shows the valid data period (Tdisp(v)) and the total data period (Tdisp(h)). The data is organized into lines (Line 1 to Line N) and pixels (Pixel 1 to Pixel M). The diagram also shows the timing of the data input relative to the clock signal.




5.2 Input interface characteristics

5.2.1 LVDS spec


Parameter		Symbol	Value			Unit	Note Min.
			Min.	Typ.	Max		
LVDS Interface	$ V_{ID} $	200	400	600	$ V_{ID} $	200	1
	V_{TH}	+100	--	+300	V_{TH}	+100	1
	V_{TL}	-300	--	-100	V_{TL}	-300	1
	V_{ICM}	1.1	1.25	1.4	V_{ICM}	1.1	1
	$t_{SKEW} (CP)$	-500	--	+500	$t_{SKEW} (CP)$	-500	2
	Fclk_ss	Fclk -3%	--	Fclk +3%	Fclk_ss	Fclk -3%	3
	Fss	30	--	200	Fss	30	3
	tRMG	-0.4	--	0.4	tRMG	-0.4	4
		-0.5	--	0.5		-0.5	

Note :


1. $V_{ICM} = 1.25V$



2. Input Channel Pair Skew Margin




3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.



4. Receiver Data Input Margin

Parameter	Symbol	Rating			Unit	Note
		Min	Type	Max		
Input Clock Frequency	Fclk	Fclk (min)	--	Fclk (max)	MHz	$T=1/F_{clk}$
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	$T/7 - tRMG $	$T/7$	$T/7 + tRMG $	ns	
Input Data Position2	tRIP6	$2T/7 - tRMG $	$2T/7$	$2T/7 + tRMG $	ns	
Input Data Position3	tRIP5	$3T/7 - tRMG $	$3T/7$	$3T/7 + tRMG $	ns	
Input Data Position4	tRIP4	$4T/7 - tRMG $	$4T/7$	$4T/7 + tRMG $	ns	
Input Data Position5	tRIP3	$5T/7 - tRMG $	$5T/7$	$5T/7 + tRMG $	ns	
Input Data Position6	tRIP2	$6T/7 - tRMG $	$6T/7$	$6T/7 + tRMG $	ns	




MIDAS

DISPLAYS

DESIGN • MANUFACTURE • SUPPLY



5.3 Power sequence for LCD



Parameter	Values			Unit
	Min.	Type.	Max.	
t1	0.4	---	30	ms
t2	40	---	---	ms
t3	640	---	---	ms
t4	0 ^{*1}	---	---	ms
t5	0	---	---	ms
t6	---	---	--- ^{*2}	ms
t7	1000	---	---	ms
t8	20 ^{*3}	---	50	ms
t9	0	---	---	ms

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)

(3) When user control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.

6. Reliability Test

Environment test conditions are listed as following table.

Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta=40°C, 80%RH, 240hours	
High Temperature Operation (HTO)	Ta= 60°C, 240hours	3
Low Temperature Operation (LTO)	Ta= -20°C, 240hours	
High Temperature Storage (HTS)	Ta= 60°C, 240hours	
Low Temperature Storage (LTS)	Ta= -20°C, 240hours	
Thermal Shock Test (TST)	-20°C/30min, 60°C/30min, 100 cycles	
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (ElectroStatic Discharge)	Contact Discharge: $\pm 8KV$, 150pF(330 Ω) 1sec, 9 points, 25 times/ point.	
	Air Discharge: $\pm 15KV$, 150pF(330 Ω) 1sec 9 points, 25 times/ point.	

Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -10°C to 50°C, and back again. Power is not applied during the test.

After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 2: According to EN61000-4-2, ESD class B: Some performance degradation allowed. No data lost. Self-recoverable. No hardware failures.

Note 3: TFT surface.

8. Mechanical Characteristics

