

MDT320001	1920 x 1080	LVDS Interface	TFT Module
Specification			
Version: 1		Date: 10/12/2022	
Revision			
1	08/12/2022	First issue	

Display Features			
Display Size	32"		
Resolution	1920 x 1080		
Orientation	Landscape		
Appearance	RGB		
Logic Voltage	12V		
Interface	LVDS		
Brightness	3000 cd/m ²		
Touchscreen	---		
Module Size	719.30 x 413.88 x 53.74 mm		
Operating Temperature	-20°C ~ +60°C	Created By	Checked By
Pinout	51 way connector	CL	---
Pitch	0.50 mm	Box Quantity	Weight / Display
		---	---

DESIGN • MANUFACTURE • SUPPLY

Display Accessories	
Part Number	Description
MDIB-CC1	Interconnect board for standard pitch pinouts to fine pitch wires. Providing pinouts for 2.54 pinout. 1.27, 1, 0.845, 0.8, 0.7, 0.65, 0.62, 0.6, 0.5 & 0.3 pads.

Optional Variants	
Appearances	Voltage



1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open or modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure, do not twist nor bend the TFT Module even momentarily. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.

2. General Description

2.1 Overview

This specification applies to the Color Active Matrix Liquid Crystal Display composed of a TFT-LCD display a LED backlight system. The screen format is intended to support FHD (1920(H) x 1080(V)) screen and 16.7M colors.

LED driving board for backlight unit is included.

2.2 Features

- High brightness display, 3000nits by direct LED backlight.
- High speed response, high contrast ratio and low reflection
- High efficiency, low power consumption
- Long operation lifetime BLU design
- High TNI LC applied for direct sunlight applications
- RoHS Compliance

2.3 Application

Industrial applications.



2.4 Display specifications

Items	Unit	Specification
Screen Diagonal	mm	31.5 inch
Active Area	mm	698.4(H) X 392.85(V)
Pixels H x V	pixels	1920 x3(RGB) x 1080
Pixels Pitch	um	363.75 (per one triad) x 363.75
Pixel Arrangement		RGB Vertical stripe
Display mode		Normally black, IPS
White luminance (center)	Cd/m ²	3000 (Typ)
Contrast ratio		1200:1 (Typ.)
Optical Response Time	msec	9ms (Typ.)
Normal Input Voltage VDD	Volt	12.0
Power Consumption (Vcc Line + LED backlight)	Watt	172.6W (VDD line=4.6 W; LED lines= 168 W)
Weight	Grams	TBD
Physical size	mm	719.3 (W)×413.88 (H)×53.74 (D, VESA)
Electrical Interface		LVDS
Support colors		16.7M colors
Surface Treatment		Anti-glare and hard-coating 3H
Temperature range		
Operating	°C	-20 ~ 60
Storage	°C	-20 ~ 60
RoHS Compliance		RoHS Compliance



2.5 Optical characteristics


The following optical characteristics are measured under stable condition at 25 °C

Items	Unit	Conditions	Min.	Typ.	Max.	Note
Viewing angle	Deg.	Horizontal (Right)		89		2
		CR=10 (Left)		89		
		Vertical (Up)		89		
		CR=10 (Down)		89		
Contrast Ratio		Normal Direction	900	1200		3
Response Time	msec	G to G _{BW}		9	13	4
Color / Chromaticity Coordinates (CIE)		Red x	-0.05	0.661	+0.05	5
		Red y		0.326		
		Green x		0.281		
		Green y		0.579		
		Blue x		0.135		
		Blue y		0.125		
Color coordinates (CIE) White		White x		TBD		
		White y		TBD		
Center Luminance	Cd/m ²		2400	3000		6
Luminance Uniformity	%		70	75		7
Crosstalk (in 60 Hz)	%				1.5	
Flicker	dB				-20	




Note 1: Measurement method

The LCD module should be stabilized at given temperature for 0.5 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.




Note 2: Definition of viewing angle



Note 3: Contrast ratio is measured by Minolta CA210

Note 4: Definition of Response time


The output signals of photo detector are measured when the input signals are changed from “Full Black” to “Full White” (rising time), and from “Full White” to “Full Black” (falling time), respectively. The response time is interval between the 10% and 90% of amplitudes. Please refer to the figure as below.



Note 5: Color chromaticity and coordinates (CIE) is measured by Minolta CA210

Note 6: Center luminance is measured by Minolta CA210


Note 7: Luminance uniformity of these 5 points is defined as below and measured by Minolta CA210



$$\text{Uniformity} = (\text{Min. Luminance of 5 points}) / (\text{Max. Luminance of 5 points})$$

3. Function block diagram

The following diagram shows the functional block of the 31.5 inches Color TFT-LCD Module:



MIDAS
DISPLAYS

DESIGN • MANUFACTURE • SUPPLY

4. Absolute Maximum Ratings

Absolute maximum ratings of the module are as following:

4.1 TFT LCD module

Items	Symbol	Min	Max	Unit	Conditions
Logic supply voltage	V_{DD}	$V_{SS}-0.3$	14.0	Volt	Note 1, 2

4.2 Backlight unit

Items	Symbol	Min	Max	Unit	Conditions
BLU input voltage			26.4	V	

4.3 Environment

Items	Symbol	Values			Unit	Conditions
		Min.	Typ.	Max.		
Operation temperature	T_{OP}	-20	-	60	$^{\circ}C$	Note 3
Operation Humidity	H_{OP}	10		80	%	
Storage temperature	T_{ST}	-20		60	$^{\circ}C$	
Storage Humidity	H_{ST}	10		80	%	

Note 1: With in $T_a = 25^{\circ}C$

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to IIS (Incoming Inspection Standard).


5. Electrical Characteristics

5.1 TFT LCD module


Parameter		Symbol	Value			Unit	Note
			Min	Typ	Max		
Circuit :							
Power Input Voltage		VLCD	10.8	12.0	13.2	VDC	4
Power Input Current		ILCD	-	380	495	mA	1
			-	505	660	mA	2
T-CON Option Selection Voltage	Input High Voltage	V _{IH}	2.7	-	3.6	VDC	
	Input Low Voltage	V _{IL}	0	-	0.7	VDC	
Power Consumption		PLCD	-	4.6	5.98	Watt	1
			-	6.1	7.93	Watt	2
Rush current		IRUSH	-	-	5.0	A	3

- Note 1. The specified current and power consumption are under the V_{LCD}=12.0V, Ta=25 ± 2°C, f_v=60Hz condition, and mosaic pattern(8 x 6) is displayed and f_v is the frame frequency.
 2. The current and power consumption are specified at the maximum current pattern.
 3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
 4. Ripple voltage level is recommended under ±5% of typical voltage

White : 255 Gray
 Black : 0 Gray



Mosaic Pattern(8 x 6)



Max Current Pattern

5.2 Backlight unit

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remarks (Test Condition)
Input Specification						
Input Voltage	V_{in}	21.6	24.0	26.4	V _{DC}	Input voltage: 24 V _{DC}
Input Current	I_{in}		7		A _{DC}	
BLU power	P_{BLU}		168		W	
On/Off control	ON/OFF	3.3	-	5.0	V _{DC}	ON STATE
		-	0	0.8		OFF STATE
Dimming (Analog)	DIM		3.3	5.0	V _{DC}	Min. Brightness
			0			Max. Brightness
Dimming (PWM)	DIM	-	3.3	5.0	V _{DC}	High level
		-	0	-		Low level
		10		100	%	Dimming range
		200	300	500	Hz	Dimming frequency
BLU lifetime	MTBF		50,000		hr	

DESIGN • MANUFACTURE • SUPPLY



5.3 Interface connector

5.3.1 TFT connector(CN1)

- LCD Connector(CN1): FI-RE51S-HF(manufactured by JAE) or GT05S-51S-H38(manufactured by LSM) or IS050-C51B-C39(manufactured by UJU) or 05030WR-H51B(manufactured by YEONHO)
- Mating Connector : FI-RE51HL(JAE) or compatible

No	Symbol	Description	No	Symbol	Description
1	NC	No Connection (Note 4)	27	NC	No connection
2	NC	No Connection (Note 4)	28	R2AN	SECOND LVDS Receiver Signal (A-)
3	NC	No Connection (Note 4)	29	R2AP	SECOND LVDS Receiver Signal (A+)
4	NC	No Connection (Note 4)	30	R2BN	SECOND LVDS Receiver Signal (B-)
5	NC	No Connection (Note 4)	31	R2BP	SECOND LVDS Receiver Signal (B+)
6	NC	No Connection (Note 4)	32	R2CN	SECOND LVDS Receiver Signal (C-)
7	LVDS Select	'H' = JEIDA , 'L' or NC = VESA	33	R2CP	SECOND LVDS Receiver Signal (C+)
8	NC	No Connection (Note 4)	34	GND	Ground
9	NC	No Connection (Note 4)	35	R2CLKN	SECOND LVDS Receiver Clock Signal(-)
10	NC	No Connection (Note 4)	36	R2CLKP	SECOND LVDS Receiver Clock Signal(+)
11	GND	Ground	37	GND	Ground
12	R1AN	FIRST LVDS Receiver Signal (A-)	38	R2DN	SECOND LVDS Receiver Signal (D-)
13	R1AP	FIRST LVDS Receiver Signal (A+)	39	R2DP	SECOND LVDS Receiver Signal (D+)
14	R1BN	FIRST LVDS Receiver Signal (B-)	40	NC	No connection
15	R1BP	FIRST LVDS Receiver Signal (B+)	41	NC	No connection
16	R1CN	FIRST LVDS Receiver Signal (C-)	42	NC or GND	No Connection or Ground
17	R1CP	FIRST LVDS Receiver Signal (C+)	43	NC or GND	No Connection or Ground
18	GND	Ground	44	AGP or NSB	'H' : AGP, 'L' or NC : NSB
19	R1CLKN	FIRST LVDS Receiver Clock Signal(-)	45	GND	Ground
20	R1CLKP	FIRST LVDS Receiver Clock Signal(+)	46	GND	Ground
21	GND	Ground	47	NC	No connection
22	R1DN	FIRST LVDS Receiver Signal (D-)	48	VLCD	Power Supply +12.0V
23	R1DP	FIRST LVDS Receiver Signal (D+)	49	VLCD	Power Supply +12.0V
24	NC	No connection	50	VLCD	Power Supply +12.0V
25	NC	No connection	51	VLCD	Power Supply +12.0V
26	NC or GND	No Connection or Ground	-	-	-

- notes
1. All GND(ground) pins should be connected together to the LCD module's metal frame.
 2. All VLCD (power input) pins should be connected together.
 3. All Input levels of LVDS signals are based on the EIA 644 Standard.
 4. #1~#6 & #8~#10 NC (No Connection): These pins are used only for LGD (Do not connect)
 5. Specific pin No. #44 is used for "No signal detection" of system signal interface.
It should be GND for NSB(No Signal Black) during the system interface signal is not.
If this pin is "H", LCD Module displays AGP(Auto Generation Pattern).

5.3.2 Backlight connector(CN2)

Connector: CviLux CI0114M1HR0 or equivalent

Pin NO	Symbol	Description
1	VIN	DC +24V
2	VIN	DC +24V
3	VIN	DC +24V
4	VIN	DC +24V
5	VIN	DC +24V
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	GND	Ground
10	GND	Ground
11	NC	No connected
12	ON / OFF	OFF=0V; ON=+5V
13	DIMM	20~100%
14	NC	No connected

DESIGN • MANUFACTURE • SUPPLY



5.4 Signal timing specifications

Shows the signal timing required at the input of the LVDS transmitter. All of the interface signal timings should be satisfied with the following specification for normal operation.

ITEM		Symbol	Min	Typ	Max	Unit	notes
Horizontal	Display Period	thV	960	960	960	tCLK	1920 / 2
	Blank	thB	100	140	240	tCLK	1
	Total	thP	1060	1100	1200	tCLK	
Vertical	Display Period	tvV	1080	1080	1080	Lines	
	Blank	tvB	30	45	300	Lines	1
	Total	tvP	1110	1125	1380	Lines	


ITEM		Symbol	Min	Typ	Max	Unit	notes
Frequency	DCLK	fCLK	60.00	74.25	78.00	MHz	
	Horizontal	fH	57.3	67.5	70	KHz	2
	Vertical	fV	47	60	63	Hz	2

notes: 1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode).
If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.

2. The performance of the electro-optical characteristics may be influenced by variance of the vertical refresh rate and the horizontal frequency

3. Spread Spectrum Rate (SSR) for 50KHz ~ 100kHz Modulation Frequency(FMOD) is calculated by $(7 - 0.06 \cdot F_{mod})$, where Modulation Frequency (FMOD) unit is KHz.
LVDS Receiver Spread spectrum Clock is defined as below figure

※ Timing should be set based on clock frequency.



※ Please pay attention to the followings when you set Spread Spectrum Rate(SSR) and Modulation Frequency(FMOD)


1. Please set proper Spread Spectrum Rate(SSR) and Modulation Frequency (FMOD) of TV system LVDS output.
2. Please check FOS after you set Spread Spectrum Rate(SSR) and Modulation Frequency(FMOD) to avoid abnormal display. Especially, harmonic noise can appear when you use Spread Spectrum under FMOD 30 KHz.

MIDAS
DISPLAYS

DESIGN • MANUFACTURE • SUPPLY


5.5 LVDS signal specification

5.5.1 LVDS input signal timing diagram




5.5.2 LVDS input signal characteristics

1) DC Specification




2) AC Specification



Description	Symbol	Min	Max	Unit	notes
LVDS Differential Voltage	V_{TH}	100	600	mV	Tested with Differential Probe 2
	V_{TL}	-600	-100	mV	
LVDS Clock to Data Skew	t_{skew}	-	$ [(0.20 \cdot T_{clk})/7] $	ps	-
Effective time of LVDS	t_{eff}	$ \pm 360 $	-	ps	-
LVDS Clock to Clock Skew (Each other)	t_{skew_CLK}	-	$ 1/7 \cdot T_{clk} $	ps	-

- notes
1. All Input levels of LVDS signals are based on the EIA 644 Standard.
 2. LVDS Differential Voltage is defined within t_{eff}




* This accumulated waveform is tested with differential probe


5.6 Intra interface signal specification

5.6.1 EPI signal specification

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit	notes
Logic & EPI Power Voltage	VCC	-	1.62	1.8	1.98	V _{DC}	
EPI input common voltage	VCM	LVDS Type	0.8	-	1.3	V	
EPI input differential voltage	V _{diff}	-	150	-	500	mV	
EPI Input eye diagram	V _{eye}	-	90	-	-	mV	
Effective Veye width time	B1&B2		0.25	-	-	UI	



EPI Differential signal characteristics



Eye Pattern of EPI Input

*Source PCB



5.7 Color data reference


The brightness of each primary color(red,green,blue) is based on the 8bit gray scale data input for the color. The higher binary input, the brighter the color. Table 6 provides a reference for color versus data input.

Color		Input Color Data																							
		RED								GREEN								BLUE							
		MSB						LSB		MSB						LSB		MSB						LSB	
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
RED	RED (000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	...	...								...								...							
	RED (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GREEN	GREEN (000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	...	...								...								...							
	GREEN (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
BLUE	BLUE (000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	...	...								...								...							
	BLUE (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



5.8 Power Sequence

5.8.1 LCD driving circuit



Parameter	Value			Unit	Note
	Min	Typ	Max		
T1	0.5	-	20	ms	1
T2	0	-	-	ms	2
T3	400	-	-	ms	3
T4	100	-	-	ms	3
T5	1.0	-	-	s	4
T6	0	-	T2	ms	5
T7	0	-	-	ms	6

- Note :**
1. Even though T1 is over the specified value, there is no problem if I2T spec of fuse is satisfied.
 2. If T2 is satisfied with specification after removing LVDS Cable, there is no problem.
 3. The T3 / T4 is recommended value, the case when failed to meet a minimum specification, abnormal display would be shown. There is no reliability problem.
 4. T5 should be measured after the Module has been fully discharged between power off and on period.
 5. If the on time of signals (Interface signal and user control signals) precedes the on time of Power (V_{LCD}), it will be happened abnormal display. When T6 is NC status, T6 doesn't need to be measured.
 6. It is recommendation specification that T7 has to be 0ms as a minimum value.
- ※ Please avoid floating state of interface signal at invalid period.
 ※ When the power supply for LCD (V_{LCD}) is off, be sure to pull down the valid and invalid data to 0V.

6. Reliability Test

Environment test conditions are listed as following table.

Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta=40°C, 80%RH, 120hours	
High Temperature Operation (HTO)	Ta= 60°C, 120hours	3
Low Temperature Operation (LTO)	Ta= -20°C, 120hours	
High Temperature Storage (HTS)	Ta= 60°C, 120hours	
Low Temperature Storage (LTS)	Ta= -20°C, 120hours	
Thermal Shock Test (TST)	-20°C/30min, 60°C/30min, 100 cycles	
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (ElectroStatic Discharge)	Contact Discharge: $\pm 8KV$, 150pF(330 Ω) 1sec/cycle	
	Air Discharge: $\pm 15KV$, 150pF(330 Ω) 1sec/cycle	

Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -10°C to 50°C, and back again. Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 2: According to EN61000-4-2, ESD class B: Some performance degradation — allowed. No data lost. Self-recoverable. No hardware failures.

Note 3: TFT surface.

Note 4: There should be no condensation on the surface of panel during test.

Note 5: In the standard conditions, there is no function failure issue occurred. All the cosmetic specification is judged before reliability test.

Note 6: Before cosmetic and function test, the product must have enough recovery time, at least 4 hours at room temperature.



8. Mechanical Characteristics

