Sauls Wharf House
Crittens Road
Great Yarmouth
Norfolk
NR31 0AG

Telephone +44 (0)1493 602602
Email:sales@midasdisplays.com
Email:tech@midasdisplays.com
www.midasdisplays.com

MDT430000	3840x2160	VONE Interface	TFT Module

Specification

Version: 1	Date: 25/11/2020

Revision

1	23/11/2020	First issue

Display Features	
Display Size	43”
Resolution	3840x2160
Orientation	Landscape
Appearance	RGB
Logic Voltage	12V
Interface	VONE
Brightness	2500 cd/m^2
Touchscreen	---
Module Size	963.90 x 551.64 x 53.71 mm
Operating Temperature	-10°C ~ +50°C
Pinout	51 way connector
Pitch	0.50 mm

RoHS compliant

Created By	Checked By
CL	TSB
Box Quantity	Weight / Display
---	---

Display Accessories

Part Number	Description
MDIB-CC1	Interconnect board for standard pitch pinouts to fine pitch wires. Providing pinouts for 2.54 pinout. 1.27, 1, 0.845, 0.8, 0.7, 0.65, 0.62, 0.6, 0.5 & 0.3 pads.

Optional Variants

Appearances	Voltage

1. Handling Precautions

1) Since front polarizer is easily damaged, pay attention not to scratch it.
2) Be sure to turn off power supply when inserting or disconnecting from input connector.
3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
7) Do not open or modify the Module Assembly.
8) Do not press the reflector sheet at the back of the module to any directions.
9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
10) After installation of the TFT Module into an enclosure, do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.

2. General Description

2.1 Overview

This specification applies to the Color Active Matrix Liquid Crystal Display composed of a TFT-LCD display a LED backlight system. The screen format is intended to support UHD (3840(H) x 2160(V)) screen and 1.07B colors.
LED driving board for backlight unit is included.

2.2 Features

- High brightness display, 2500nits by LED backlight.
- Long operation lifetime BLU design
- Wide view angle
- V by one interface
- RoHS Compliance

2.3 Application

Industrial applications.

2.4 Display specifications

Items	Unit	Specification
Screen Diagonal	mm	43.0inch
Active Area	mm	941.184 (H) X 529.416(V)
Pixels H x V	pixels	3840 x3(RGB) x 2160
Pixels Pitch	um	245.1 (per one triad) x 245.1
Pixel Arrangement		RGB Vertical stripe
Display mode		Normally Black
White luminance (center)	Cd/m^2	2500 (Typ)
Contrast ratio		4000 : 1
Optical Response Time	msec	8 ms (Typ. On/off)
Normal Input Voltage VDD	Volt	12.0
Power Consumption (Vcc Line + LED backlight)	Watt	301.56W (VDD line=21.96 W; LED lines= 279.6 W)
Weight	Grams	TBD
Physical size	mm	963.9 (W)×551.64 (H)×53.71 (D)
Electrical Interface		V by One
Support colors		1.07B colors
Surface Treatment		Anti-glare and hard-coating 3H
Temperature range		
Operating	^0C	-10 ~ 50
Storage	^0C	-20 ~ 60
RoHS Compliance		RoHS Compliance

2.5 Optical characteristics

The following optical characteristics are measured under stable condition at 25 ^{0}C

Items	Unit	Conditions	Min.	Typ.	Max.	Note
Viewing angle	Deg.	Horizontal (Right)		89		2
		CR=10 (Left)		89		
		Vertical (Up)		89		
		CR=10 (Down)		89		
Contrast Ratio		Normal Direction	3200	4000		3
Response Time	msec	Raising + Falling		8	10	4
Color / Chromaticity Coordinates (CIE)		Red x	-0.05	0.667	+0.05	5
		Red y		0.324		
		Green x		0.271		
		Green y		0.595		
		Blue x		0.138		
		Blue y		0.104		
Color coordinates (CIE) White		White x		0.289		
		White y		0.339		
Center Luminance	Cd/m^2		2000	2500		6
Luminance Uniformity	%		70	75		7
Crosstalk (in 60 Hz)	%				1.5	
Flicker	dB				-20	

Note 1: Measurement method

The LCD module should be stabilized at given temperature for 0.5 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



Note 2: Definition of viewing angle



Note 3: Contrast ratio is measured by Minolta CA210

Note 4: Definition of Response time

The output signals of photo detector are measured when the input signals are changed from “Full Black” to “Full White” (rising time), and from “Full White” to “Full Black” (falling time), respectively. The response time is interval between the 10% and 90% of amplitudes. Please refer to the figure as below.



Note 5: Color chromaticity and coordinates (CIE) is measured by Minolta CA210

Note 6: Center luminance is measured by Minolta CA210

Note 7: Luminance uniformity of these 5 points is defined as below and measured by Minolta CA210



Uniformity = (Min. Luminance of 5 points) / (Max. Luminance of 5 points)

3. Absolute Maximum Ratings

Absolute maximum ratings of the module are as following:

3.1 TFT LCD module

Items	Symbol	Min	Max	Unit	Conditions
Logic supply voltage	V_{DD}	-0.3	14	Volt	Note 1, 2

3.2 Backlight unit

Items	Symbol	Min	Max	Unit	Conditions
BLU input voltage			26.4	V	

3.3 Environment

Items	Symbol	Values			Unit	Conditions
		Min.	Typ.	Max.		
Operation temperature	T_{OP}	-10	-	50	^{0}C	Note 3
Operation Humidity	H_{OP}	10		85	%	
Storage temperature	T_{ST}	-20		60	^{0}C	
Storage Humidity	H_{ST}	5		90	%	

Note 1: With in Ta= 25℃

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to IIS (Incoming Inspection Standard).



4. Interface specification

4.1 Input power

Item		Symbol	Min.	Typ.	Max	Unit	
Power Supply Input Voltage		V_{DD}	10.8	12	13.2	V	1
Power Supply Input Current	Black pattern	I_{DD}	-	0.84	1.01	A	2
	White pattern		-	1.83	2.2	A	
	H-Strip pattern		-	1.54	1.85	A	
Power Consumption	Black pattern	P_C	-	10.08	12.12	Watt	
	White pattern		-	21.96	26.4	Watt	
	H-Strip pattern		-	18.45	22.2	Watt	
Inrush Current		I_{RUSH}	--	--	5	A	3

Note1. The ripple voltage should be fewer than 5% of VDD.

Note2. Test Condition:

(1) V_{DD} = 12.0V, (2) Fv = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25 ℃

(5) Power dissipation check pattern. (Only for power design)

a. Black pattern

b. White pattern

c. H-Strip pattern



Note3. Measurement condition : Rising time = 400us



4.2 Backlight unit

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remarks (Test Condition)
Input Specification						
Input Voltage	**V_{in}**	21.6	24.0	26.4	V_{DC}	Input voltage: 24 V_{DC}
Input Current	**I_{in}**		11.65		A_{DC}	
BLU power	**P_{BLU}**		279.6		W	
On/Off control	**ON/OFF**	3.3	-	5.0	V_{DC}	ON STATE
		-	0	0.8		OFF STATE
Dimming (Analog)	**DIM**		3.3	5.0	V_{DC}	Min. Brightness
			0			Max. Brightness
Dimming (PWM)	**DIM**	-	3.3	5.0	V_{DC}	High level
		-	0	-		Low level
		10		100	%	Dimming range
		200	300	500	Hz	Dimming frequency
BLU lifetime	**MTBF**		50,000		hr	

4.3 Interface connector

4.3.1 TFT connector(CN1)

■ LCD connector: JAE FI-RTE51SZ-HF

PIN	Symbol	Description	PIN	Symbol	Description
1	V_{DD}	Power Supply Input Voltage	26	LOCKN	Vx1 LOCK
2	V_{DD}	Power Supply Input Voltage	27	GND	Ground
3	V_{DD}	Power Supply Input Voltage	28	RX0N	Vx1 lane 0
4	V_{DD}	Power Supply Input Voltage	29	RX0P	Vx1 lane 0
5	V_{DD}	Power Supply Input Voltage	30	GND	Ground
6	V_{DD}	Power Supply Input Voltage	31	RX1N	Vx1 lane 1
7	V_{DD}	Power Supply Input Voltage	32	Rx1P	Vx1 lane 1
8	V_{DD}	Power Supply Input Voltage	33	GND	Ground
9	N.C.	No connection (for AUO test only. Do not connect)	34	RX2N	Vx1 lane 2
10	GND	Ground	35	RX2P	Vx1 lane2
11	GND	Ground	36	GND	Ground
12	GND	Ground	37	RX3N	Vx1 lane 3
13	GND	Ground	38	RX3P	Vx1 lane 3
14	GND or N.C.	Ground or No connection)	39	GND	Ground
15	N.C.	No connection	40	RX4N	Vx1 lane 4
16	N.C.	No connection	41	RX4P	Vx1 lane 4
17	N.C.	No connection	42	GND	Ground
18	SDA	SDA - I2C Serial Data Open : High (3.3V)	43	RX5N	Vx1 lane 5
19	SCL	SCL - I2C Serial Clock Open : High (3.3V)	44	RX5P	Vx1 lane 5
20	WP	EEPROM Write Protection High (3.3V) for Writable, Open/Low (GND) for Protection	45	GND	Ground
21	N.C.	No connection (for AUO test only. Do not connect)	46	RX6N	Vx1 lane 6
22	GND or N.C.	Ground or No connection (for AUO test only. Do not connect)	47	RX6P	Vx1 lane 6
23	N.C.	No connection (for AUO test only. Do not connect)	48	GND	Ground
24	GND	Ground	49	RX7N	Vx1 lane 7
25	HTPDN	Vx1 HTPDN	50	RX7P	Vx1 lane 7
			51		Ground

Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).

Note3. Input control signal threshold voltage definition

Item	Symbol	Min.	Typ.	Max.	Unit
Input High Threshold Voltage	VIH	2.7	-	3.6	V
Input Low Threshold Voltage	VIL	0	-	0.6	V

Note4. I2C Data and Clock

I2C Data and Clock timing

Parameter		Symbol	Min.	Typ.	Max	Unit
I2C	**SCL clock frequency**	**fSCL**	-	-	**1**	**MHz**
	Clock Pulse Width Low	**tLOW**	**0.72**	-	-	**us**
	Clock Pulse Width High	**tHIGH**	**0.29**	-	-	**us**
	Clock Low to Data Output Valid	**tAA**	-	-	**0.62**	**us**
	Start Setup Time	**tSTASU**	**0.26**	-	-	**us**
	Start Hold Time	**tSTAHD**	**0.26**	-	-	**us**
	Stop Setup Time	**tSTOSU**	**0.26**	-	-	**us**
	Data In Setup Time	**tDSU**	**0.1**	-	-	**us**
	Data In Hold Time	**tDHD**	**0**	-	-	**us**
	SCL/SDA Rise Time	**tR**	-	-	**0.12**	**us**
	SCL/SDA Fall Time	**tF**	-	-	**0.12**	**us**



Input equivalent impedance of SDA/SCL pin



Note5. Write Protection

Mode selection

WP	Note
L or OPEN	Protection
H	Writable

Input equivalent impedance of WP pin



4.3.2 Backlight connector

4.3.2.1 Master (CN2)

Connector: CviLux CI0114M1HR0 or equivalent

Pin NO	Symbol	Description
1	VIN	DC +24V
2	VIN	DC +24V
3	VIN	DC +24V
4	VIN	DC +24V
5	VIN	DC +24V
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	GND	Ground
10	GND	Ground
11	NC	No connected
12	ON / OFF	OFF=0V; ON=+5V
13	DIMM	20~100%
14	NC	No connected

4.3.2.2 Slaver (CN3)

Connector: CviLux CI0114M1HR0 or equivalent

Pin NO	Symbol	Description
1	VIN	DC +24V
2	VIN	DC +24V
3	VIN	DC +24V
4	VIN	DC +24V
5	VIN	DC +24V
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	GND	Ground
10	GND	Ground
11	NC	No connected
12	NC	No connected
13	NC	No connected
14	NC	No connected

4.4 Input data format

4.4.1 V by one color data mapping

Mode	Packer input & Unpacker output		30bpp RGB /YCbCr444 (10bit)
4byte mode	Byte0	D[0]	R/Cr[2]
		D[1]	R/Cr[3]
		D[2]	R/Cr[4]
		D[3]	R/Cr[5]
		D[4]	R/Cr[6]
		D[5]	R/Cr[7]
		D[6]	R/Cr[8]
		D[7]	R/Cr[9]
	Byte1	D[8]	G/Y[2]
		D[9]	G/Y[3]
		D[10]	G/Y[4]
		D[11]	G/Y[5]
		D[12]	G/Y[6]
		D[13]	G/Y[7]
		D[14]	G/Y[8]
		D[15]	G/Y[9]
	Byte2	D[16]	B/Cb[2]
		D[17]	B/Cb[3]
		D[18]	B/Cb[4]
		D[19]	B/Cb[5]
		D[20]	B/Cb[6]
		D[21]	B/Cb[7]
		D[22]	B/Cb[8]
		D[23]	B/Cb[9]
	Byte3	D[24]	--
		D[25]	--
		D[26]	B/Cb[0]
		D[27]	B/Cb[1]
		D[28]	G/Y[0]
		D[29]	G/Y[1]
		D[30]	R/Cr[0]
		D[31]	R/Cr[1]

4.4.2 Color input data reference

The brightness of each primary color (red, green and blue) is based on the 10 bit (8 bit+FRC)gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

Color		Input Color Data																													
		RED										GREEN										BLUE									
		MSB									LSB	MSB									LSB	MSB									LSB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
G	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
B	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

5. Singla timing specification

5.1 Input timing

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)

For 2D application

Signal	Item	Symbol	Min.	Typ.	Max	Unit
Vertical Section	Period	Tv	2200	2250	2715	Th
	Active	Tdisp (v)		2160		
	Blanking	Tblk (v)	40	90	555	Th
Horizontal Section	Period	Th	530	550	600	Tclk
	Active	Tdisp (h)		480		
	Blanking	Tblk (h)	50	70	120	Tclk
Clock	Frequency	Fclk=1/Tclk	66	74.25	77	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	120	135	139.2	KHz

The timing diagrams of the input timing

(Lane1~8 V-by one data: 1, 2, 3, 4, 1921, 1922, 1923, 1924)



5.2 V by one spec

Item		Symbol	Min.	Typ.	Max	Unit	Note
V-by-one Interface	VRXINP/N input each bit Period	T_{RRIP} (UI)	310	--	379	ps	10bit 1
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -0.5%	--	Fclk +0.5%	MHz	2
	Receiver Clock : Spread Spectrum Modulation frequency	Fss		30		KHz	2
	CDR training pattern time	T_{LOCK}	--	500	--	us	1
	Latency from LOCKN 'HIGH' to clock training pattern	L1	0	--	--	us	1
	Latency from LOCKN 'LOW' to normal 8b10b data	L2	--	--	70	us	1
	CML Differential Input High Threshold	V_{RTH}	+50	--	--	mV_{DC}	
	CML Differential Input Low Threshold	V_{RTL}	--	--	-50	mV_{DC}	
	CML Common mode Bias Voltage	V_{RCT}	0.8	0.9	1.0	V_{DC}	
	Intra-pair skew	T_{INTRA}	--	--	0.3	UI	3
	Inter-pair skew	T_{INTER}	--	--	5	UI	4
	Eye diagram at receiver	A_X	--	0.25	--	UI	5
		A_Y	--	0	--	mV	
		B_X	--	0.3	--	UI	
		B_Y	--	50	--	mV	
		C_X	--	0.7	--	UI	
		C_Y	--	50	--	mV	
		D_X	--	0.75	--	UI	
		D_Y	--	0	--	mV	
		E_X	--	0.7	--	UI	
		E_Y	--	-50	--	mV	
		F_X	--	0.3	--	UI	
		F_Y	--	-50	--	mV	

1. V-by-one Signal diagram



2. Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.



3. V-by-one Intra-pair Skew



4. V-by-one Inter-pair Skew



5. Eye diagram at receiver

Eye Mask



Example of Eye diagram

5.3 Power sequence for LCD



Parameter	Values			Unit
	Min.	Type.	Max.	
t1	0.4	---	30	ms
t2	40	---	---	ms
t3	640	---	---	ms
t4	0*1	---	---	ms
t5	0	---	---	ms
t6	---	---	---*2	ms
t7	1000	---	---	ms
t8	20*3	---	50	ms
t9	0	---	---	ms
t10	640	---	---	ms
t11	150	---	---	ms

Note:
(1) t4=0 : concern for residual pattern before BLU turn off.
(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
(3) When user control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.

6. Reliability Test

Environment test conditions are listed as following table.

Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta=40℃, 80%RH, 240hours	
High Temperature Operation (HTO)	Ta= 50℃, 240hours	
Low Temperature Operation (LTO)	Ta= -10℃, 240hours	
High Temperature Storage (HTS)	Ta= 60℃, 240hours	
Low Temperature Storage (LTS)	Ta= -20℃, 240hours	
Thermal Shock Test (TST)	-20℃/30min, 60℃/30min, 100 cycles	
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (ElectroStatic Discharge)	Contact Discharge: ± 8KV, 150pF(330Ω) 1sec, 9 points, 25 times/ point.	
	Air Discharge: ± 15KV, 150pF(330Ω) 1sec 9 points, 25 times/ point.	

Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -10℃ to 50℃, and back again. Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 2: According to EN61000-4-2 , ESD class B: Some performance degradation allowed. No data lost. Self-recoverable. No hardware failures.

8. Mechanical Characteristics