

MDT485000	1920 x 360	LVDS Interface	TFT Module
Specification			
Version: 1		Date: 17/09/2020	
Revision			
1	15/09/2020	First issue	

Display Features			
Display Size	48.5"		
Resolution	1920 x 360		
Orientation	Landscape		
Appearance	RGB		
Logic Voltage	3.3V		
Interface	LVDS		
Brightness	2500 cd/m ²		
Touchscreen	---		
Module Size	1232.40 x 249.60 x 27.00 mm		
Operating Temperature	-10°C ~ +60°C	Created By	Checked By
Pinout	51 way connector	CL	WE
Pitch	0.50 mm	Box Quantity	Weight / Display
		---	---

DESIGN • MANUFACTURE • SUPPLY

Display Accessories	
Part Number	Description
MDIB-CC1	Interconnect board for standard pitch pinouts to fine pitch wires. Providing pinouts for 2.54 pinout. 1.27, 1, 0.845, 0.8, 0.7, 0.65, 0.62, 0.6, 0.5 & 0.3 pads.

Optional Variants	
Appearances	Voltage



1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open or modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure, do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.

2. General Description

2.1 Overview

This specification applies to the Color Active Matrix Liquid Crystal Display composed of a TFT-LCD display a LED backlight system. The screen format is intended to support 1920(H) x 360(V) screen and 16.7M colors.

2.2 Features

- High brightness display, 2500nits by LED backlight.
- 4000:1 High contrast ratio
- Long operation lifetime BLU design with 100K Hrs MTBF
- RoHS Compliance
- High TNI 110°C LC applied

2.3 Application

Industrial applications.



2.4 Display specifications

Items	Unit	Specification
Screen Diagonal	mm	48.5
Active Area	mm	1209.6 (H) X 226.8 (V)
Pixels H x V	pixels	1920 x3(RGB) x 360
Pixels Pitch	um	630 (per one triad) x 630
Pixel Arrangement		RGB Vertical stripe
Display mode		Normally Black
White luminance (center)	Cd/m ²	2500 (Typ)
Contrast ratio		4000:1 (Typ.)
Optical Response Time	msec	8 ms (Typ. On/off)
Normal Input Voltage VDD	Volt	12.0
Power Consumption (Vcc Line + LED backlight)	Watt	94.68W (VDD line=4.68 W; LED lines= 90 W)
Weight	Grams	TBD
Physical size	mm	1232.4 (W)×249.6 (H)×27 (D)
Electrical Interface		2-ch LVDS
Support colors		16.7M colors
Surface Treatment		Anti-glare and hard-coating 3H
Temperature range		
Operating	°C	-10 ~ 60
Storage	°C	-20 ~ 60
RoHS Compliance		RoHS Compliance



2.5 Optical characteristics


The following optical characteristics are measured under stable condition at 25 °C

Items	Unit	Conditions	Min.	Typ.	Max.	Note
Viewing angle	Deg.	Horizontal (Right)		89		2
		CR=10 (Left)		89		
		Vertical (Up)		89		
		CR=10 (Down)		89		
Contrast Ratio		Normal Direction	3200	4000		3
Response Time	msec	Raising + Falling		8	16	4
Color / Chromaticity Coordinates (CIE)		Red x	-0.05	0.606	+0.05	5
		Red y		0.326		
		Green x		0.337		
		Green y		0.559		
		Blue x		0.163		
		Blue y		0.108		
		White x		0.313		
		White y		0.329		
Color coordinates (CIE) White						
Center Luminance	Cd/m ²		2000	2500		6
Luminance Uniformity	%		70	75		7
Crosstalk (in 60 Hz)	%				1.5	
Flicker	dB				-20	




Note 1: Measurement method

The LCD module should be stabilized at given temperature for 0.5 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.




Note 2: Definition of viewing angle



Note 3: Contrast ratio is measured by Minolta CA210

Note 4: Definition of Response time


The output signals of photo detector are measured when the input signals are changed from “Full Black” to “Full White” (rising time), and from “Full White” to “Full Black” (falling time), respectively. The response time is interval between the 10% and 90% of amplitudes. Please refer to the figure as below.



Note 5: Color chromaticity and coordinates (CIE) is measured by Minolta CA210

Note 6: Center luminance is measured by Minolta CA210

Note 7: Luminance uniformity of these 5 points is defined as below and measured by Minolta CA210



$$\text{Uniformity} = (\text{Min. Luminance of 5 points}) / (\text{Max. Luminance of 5 points})$$

3. Absolute Maximum Ratings

Absolute maximum ratings of the module are as following:

3.1 TFT LCD module

Items	Symbol	Min	Max	Unit	Conditions
Power supply voltage	V_{DD}	-0.3	14.0	Volt	Note 1, 2

3.2 Backlight unit

Items	Symbol	Min	Max	Unit	Conditions
BLU input voltage			26.4	Volt	


3.3 Environment

Items	Symbol	Values			Unit	Conditions
		Min.	Typ.	Max.		
Operation temperature	T_{OP}	-10	-	60	$^{\circ}\text{C}$	Note 3
Operation Humidity	H_{OP}	10		85	%	
Storage temperature	T_{ST}	-20		60	$^{\circ}\text{C}$	
Storage Humidity	H_{ST}	5		90	%	

Note 1: With in $T_a = 25^{\circ}\text{C}$

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to IIS (Incoming Inspection Standard).



4. Electrical characteristics

4.1 LCD electronics specification

The module requires power inputs which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item	Symbol	Min.	Typ.	Max	Unit	Note
Power Supply Input Voltage	V_{DD}	10.8	12	13.2	V	1
Power Supply Input Current	Black pattern	-	0.33	0.40	A	2
	White pattern	-	0.34	0.41	A	
	H-strip pattern	-	0.39	0.47	A	
Power Consumption	Black pattern	-	3.96	4.75	Watt	2
	White pattern	-	4.08	4.90	Watt	
	H-strip pattern	-	4.68	5.62	Watt	
Inrush Current	I_{RUSH}	--	--	2.86	A	3

Note1. The ripple voltage should be fewer than 5% of VDD.


Note2. Test Condition:

- (1) $V_{DD} = 12.0V$, (2) $F_v = 60Hz$, (3) $F_{clk} = 74.25MHz$, (4) Temperature = 25 °C
 (5) Power dissipation check pattern. (Only for power design)


a. Black pattern




b. White pattern



c. H-Strip pattern



Note3. Measurement condition : Rising time = 400us



4.2 Backlight unit

Parameter	Symbol	Min	Typ.	Max	Unit	Remarks (Test condition)
Input Voltage	V _{in}	21.6	24.0	26.4	V _{DC}	
Input current	I _{in}		3.75		A	V _{in} =24V, Dim=max
BLU power			90		W	
On/Off control	ON/OFF		3.3	5	V _{DC}	ON state
		-0.3		0.7		OFF state
Dimming control	DIMM	180	200	220	Hz	PWM
BLU lifetime			100,000		hrs	

MIDAS
DISPLAYS

DESIGN • MANUFACTURE • SUPPLY



4.3 Interface connector


4.3.1 TFT connector(CN1)

■ LCD connector:

P-Two 187059-51221-1 / Starconn 115E51-0000RA-M3-R / JAE SJ11346-FI-RTE51SZ-HF

PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
1	N.C.	No connection	1&2	26	N.C.	No connection	2
2	N.C.	No connection	2	27	N.C.	No connection	2
3	N.C.	No connection	2	28	CH2_0-	LVDS Channel 2, Signal 0-	
4	N.C.	No connection	2	29	CH2_0+	LVDS Channel 2, Signal 0+	
5	N.C.	No connection	2	30	CH2_1-	LVDS Channel 2, Signal 1-	
6	N.C.	No connection	2	31	CH2_1+	LVDS Channel 2, Signal 1+	
7	LVDS_SEL	Open/ Low (GND) for NS High (3.3V) for JEIDA	3&4	32	CH2_2-	LVDS Channel 2, Signal 2-	
8	N.C.	No connection	2	33	CH2_2+	LVDS Channel 2, Signal 2+	
9	N.C.	No connection	2	34	GND	Ground	
10	N.C.	No connection	2	35	CH2_CLK-	LVDS Channel 2, Clock -	
11	GND	Ground		36	CH2_CLK+	LVDS Channel 2, Clock +	
12	CH1_0-	LVDS Channel 1, Signal 0-		37	GND	Ground	
13	CH1_0+	LVDS Channel 1, Signal 0+		38	CH2_3-	LVDS Channel 2, Signal 3-	
14	CH1_1-	LVDS Channel 1, Signal 1-		39	CH2_3+	LVDS Channel 2, Signal 3+	
15	CH1_1+	LVDS Channel 1, Signal 1+		40	N.C.	No connection	2
16	CH1_2-	LVDS Channel 1, Signal 2-		41	N.C.	No connection	2
17	CH1_2+	LVDS Channel 1, Signal 2+		42	N.C.	No connection	2
18	GND	Ground		43	N.C.	No connection	2
19	CH1_CLK-	LVDS Channel 1, Clock -		44	GND	Ground	
20	CH1_CLK+	LVDS Channel 1, Clock +		45	GND	Ground	
21	GND	Ground		46	GND	Ground	
22	CH1_3-	LVDS Channel 1, Signal 3-		47	N.C.	No connection	2
23	CH1_3+	LVDS Channel 1, Signal 3+		48	V _{DD}	Power Supply Input Voltage	
24	N.C.	No connection	2	49	V _{DD}	Power Supply Input Voltage	
25	N.C.	No connection	2	50	V _{DD}	Power Supply Input Voltage	
				51	V _{DD}	Power Supply Input Voltage	

Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It cannot be connected with any signal (Low/GND/High).


Note3. Input control signal threshold voltage definition

Item	Symbol	Min.	Typ.	Max.	Unit
Input High Threshold Voltage	VIH	2.7	-	3.6	V
Input Low Threshold Voltage	VIL	0	-	0.6	V

Note4. LVDS data format selection

LVDS_SEL	Mode
L or OPEN	NS
H	Jeida

Input equivalent impedance of LVDE_SEL pin



4.3.2 Backlight connector(CN2)

Connector: CviLux CI0114M1HR0 or equivalent

Pin NO	Symbol	Description
1	VIN	DC +24V
2	VIN	DC +24V
3	VIN	DC +24V
4	VIN	DC +24V
5	VIN	DC +24V
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	GND	Ground
10	GND	Ground
11	NC	No connected
12	ON / OFF	OFF=0V; ON=+5V
13	DIMM	20~100%
14	NC	No connected


DESIGN • MANUFACTURE • SUPPLY

5. Input data format

5.1 LVDS color data mapping


LVDS Option for 8bit

■ LVDS Option NS



Note: x = 1, 2, 3, 4...

■ LVDS Option JEIDA



Note: x = 1, 2, 3, 4...

5.2 Color input data reference

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

Color		Input Color Data																															
		RED										GREEN										BLUE											
		MSB					LSB					MSB					LSB					MSB					LSB						
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0		
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0		
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1		
	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1		
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0		
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
R	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
G	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0		

	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0		
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0		
B	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		

	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0		
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1		



6. Signal timing specification

6.1 Input timing

6.1.1 Timing table

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Typ.	Max	Unit
Vertical Section	Period	Tv	1120	1125	1480	Th
	Active	Tdisp (v)	1080			
	Blanking	Tblk (v)	40		400	Th
Horizontal Section	Period	Th	1030	1100	1325	Tclk
	Active	Tdisp (h)	960			
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:

(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.


(2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.

(3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.

(4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.

DESIGN • MANUFACTURE • SUPPLY


6.1.2 Signal timing waveform




6.2 Input interface characteristics

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max		
LVDS Interface	Input Differential Voltage	V _{ID}	200	400	600	mV _{DC}	1
	Differential Input High Threshold Voltage	V _{TH}	+100	--	+300	mV _{DC}	1
	Differential Input Low Threshold Voltage	V _{TL}	-300	--	-100	mV _{DC}	1
	Input Common Mode Voltage	V _{ICM}	1.1	1.25	1.4	V _{DC}	1
	Input Channel Pair Skew Margin	t _{SKEW (CP)}	-500	--	+500	ps	2
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%	--	Fclk +3%	MHz	3
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	--	200	KHz	3
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5	-- --	0.4 0.5	ns	8


Note1. $V_{ICM} = 1.25V$



Note2. Input Channel Pair Skew Margin




Note3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.




Note4. Receiver Data Input Margin

Parameter	Symbol	Rating			Unit	Note
		Min	Type	Max		
Input Clock Frequency	Fclk	Fclk (min)	--	Fclk (max)	MHz	$T=1/F_{clk}$
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	$T/7- tRMG $	$T/7$	$T/7+ tRMG $	ns	
Input Data Position2	tRIP6	$2T/7- tRMG $	$2T/7$	$2T/7+ tRMG $	ns	
Input Data Position3	tRIP5	$3T/7- tRMG $	$3T/7$	$3T/7+ tRMG $	ns	
Input Data Position4	tRIP4	$4T/7- tRMG $	$4T/7$	$4T/7+ tRMG $	ns	
Input Data Position5	tRIP3	$5T/7- tRMG $	$5T/7$	$5T/7+ tRMG $	ns	
Input Data Position6	tRIP2	$6T/7- tRMG $	$6T/7$	$6T/7+ tRMG $	ns	



6.3 Power sequence for LCD



Parameter	Values			Unit
	Min.	Type.	Max.	
t1	0.4	---	30	ms
t2	40	---	---	ms
t3	640	---	---	ms
t4	0 ^{*1}	---	---	ms
t5	0	---	---	ms
t6	---	---	--- ^{*2}	ms
t7	1000	---	---	ms
t8	20 ^{*3}	---	50	ms
t9	0	---	---	ms

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6 : voltage of VDD must decay smoothly after power-off. (Customer system decide this value)

(3) When User control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.

7. Reliability Test

Environment test conditions are listed as following table.

Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta=40°C, 80%RH, 120hours	
High Temperature Operation (HTO)	Ta= 60°C, 120hours	3
Low Temperature Operation (LTO)	Ta= -10°C, 120hours	
High Temperature Storage (HTS)	Ta= 60°C, 120hours	
Low Temperature Storage (LTS)	Ta= -20°C, 120hours	
Thermal Shock Test (TST)	-20°C/30min, 60°C/30min, 100 cycles	
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (ElectroStatic Discharge)	Contact Discharge: $\pm 8KV$, 150pF(330 Ω) 1sec, 9 points, 25 times/ point.	
	Air Discharge: $\pm 15KV$, 150pF(330 Ω) 1sec 9 points, 25 times/ point.	

Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -10°C to 50°C, and back again. Power is not applied during the test.

After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 2: According to EN61000-4-2, ESD class B: Some performance degradation allowed. No data lost. Self-recoverable. No hardware failures.

Note 3: TFT surface.

9. Mechanical Characteristics

